Universitat Passau Veriication of Systolic Arrays in M2l(str)

نویسنده

  • Tiziana Margaria
چکیده

VLSI designs often show regular structures, where issues like temporal and spatial recursivity, and bidirectionality play a central role. This document introduces the modelling of a class of regular VLSI circuits, namely iterative systolic arrays, in a particular secondorder logic, and presents fully automatic veri cation of pipeline properties for an example from the literature.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

MONA 1.x: New Techniques for WS1S and WS2S

In this note, we present the first version of the Mona tool to be released in its entirety. The tool now offers decision procedures for both WS1S and WS2S and a completely rewritten front-end. Here, we present some of our techniques, which make calculations couched in WS1S run up to five times faster than with our pre-release tool based on M2L(Str). This suggests that WS1S—with its better seman...

متن کامل

Automata Based Symbolic Reasoning in Hardware Veriication *

We present a new approach to hardware veriication based on describing circuits in Monadic Second-order Logic (M2L). We show how to use this logic to represent generic designs like n-bit adders, which are parameterized in space, and sequential circuits, where time is an unbounded parameter. M2L admits a decision procedure, implemented in the Mona tool 17], which reduces formulas to canonical aut...

متن کامل

Proposal for a tutorial at ETAPS’99 Verification of Parametric Systems or Monadic 2 Order Logic in Practice

In this tutorial we intend to present M2L(Str) as an adequate logic for modelling different classes of parametric systems, discuss how a verification environment for this kind of systems can be designed and realized, and show the fielded use of both the logic and its tools for the specification, verification, and synthesis of relevant classes of parametric systems. The detailed discussion of sp...

متن کامل

Beyond the Finite in Automatic Hardware Veriication

We present a new approach to hardware veriication based on describing circuits in Monadic Second-order Logic (M2L). We show how to use this logic to represent generic designs like n-bit adders, which are para-meterized in space, and sequential circuits, where time is an unbounded parameter. M2L admits a decision procedure, implemented in the Mona tool 16], which reduces formulas to canonical au...

متن کامل

A Case Study in Verification Based on Trace Abstractions

In 14], we proposed a framework for the automatic veriica-tion of reactive systems. Our main tool is a decision procedure, Mona, for Monadic Second-order Logic (M2L) on nite strings. Mona translates a formula in M2L into a nite-state automaton. We show in 14] how traces, i.e. nite executions, and their abstractions can be described behaviorally. These state-less descriptions can be formulated i...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1996